

COPC HAL **PATENT**

I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Alexandra Beggs

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Vishnu K. Agarwal

Attorney Docket No.: 501082.10

Patent No. : US 6,808,976 B1

Serial No.

: 09/652,714

Issue Date: October 26, 2004

Filed

: August 31, 2000

Title

: DEVICE AND METHOD FOR PROTECTING AGAINST OXIDATION OF A

CONDUCTIVE LAYER IN SAID DEVICE

REQUEST FOR CERTIFICATE OF CORRECTION

Certificate

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 JUL 1.0 2006

of Correction

Sir:

A Certificate of Correction under 35 U.S.C. § 254 is respectfully requested for the above-identified patent in order to correct Patent and Trademark Office errors made during the printing of the patent. The changes in the patent needed to correct the errors are as follows:

Column, Line	Reads	Should Read
Column 2, Line 9	"WN _x /SiO ₂ polysilicon"	WN _x /SiO ₂ /polysilicon
Column 2, Line 15	"WN _x ,"	WN _x
Column 3, Line 16	"In yet another"	Yet another
Column 6, Line 55	"tantalum pentoxide"	the tantalum pentoxide
Column 8, Line 1	"process describe above"	processed described above
Column 10, Line 59	[Omitted claims]	27. The method in claim 22 further comprising depositing a

plug on which the first conductive layer is thereafter deposited, and wherein exposing the second conductive layer to a thermal process comprises flowing the second conductive layer.

28. The method in claim 22, wherein exposing the conductive layer to a thermal process comprises exposing the conductive layer to an alloy process.--

The above errors for which correction is requested under 35 U.S.C. § 254 were made in the printing of the patent or in the original application. The errors are considered sufficiently important to justify the processing of a Certificate of Correction under 35 U.S.C. § 254. A Form PTO-1050, in duplicate, is enclosed herewith.

The Commissioner is hereby authorized to charge payment of any fees associated with this communication to Deposit Account No. 50-1266. A duplicate copy of this sheet is enclosed.

Favorable consideration of this Request is respectfully requested.

Respectfully submitted,

D-4-

 $\mathbf{R}\mathbf{v}$

Edward W. Bulchis, Reg. No. 26,847

Customer No. 27,076
Dorsey & Whitney LLP

1420 Fifth Avenue, Suite 3400 Seattle, WA 98101

(206) 903-8785

Attorney for Applicant(s)

EWB:tdp Enclosures:

Postcard

Form PTO-1050 (+ copy)

h:\ip\clients\micron technology\1000\501082.10\501082.10 req cert correct.doc

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

34 16 F.D

PATENT NO.

US 6,808,976 B1 50 0/632.114

DATED

October 26, 2004

INVENTOR(S)

Vishnu K. Agarwal

It is certified that errors appear in the above identified patent and that said Letters Patent is hereby corrected as shown below:

Column, Line	Reads	Should Read
Column 2, Line 9	"WN _x /SiO ₂ polysilicon"	WN _x /SiO _{2/} polysilicon
Column 2, Line 15	"WN _x ,"	WN _x
Column 3, Line 16	"In yet another"	Yet another
Column 6, Line 55	"tantalum pentoxide"	the tantalum pentoxide
Column 8, Line 1	"process describe above"	processed described above
Column 10, Line 59	[Omitted references]	27. The method in claim 22 further comprising depositing a plug on which the first conductive layer is thereafter deposited, and wherein exposing the second conductive layer to a thermal process comprises flowing the second conductive layer.
		28. The method in claim 22, wherein exposing the conductive layer to a thermal process comprises exposing the conductive layer to an alloy process

MAILING ADDRESS OF SENDER:

DORSEY & WHITNEY LLP 1420 Fifth Avenue, Suite 3400 Seattle, Washington 98101 Patent No. 6,808,976 B1

No. add'l. copies @ .30 per page

FORM PTO-1050 (REV. 3-82)

h:\ip\clients\micron technology\1000\501082.10\501082.10 pto 1050.doc

UNITED STATES PATENT AND TRADEMARK OFFICE

PATENT NO.

DATED

October 26, 2004

INVENTOR(S)

Vishnu K. Agarwal

It is certified that errors appear in the above identified patent and that said Letters Patent is hereby corrected as shown below:

Column, Line	Reads	Should Read
Column 2, Line 9	"WN _x /SiO ₂ polysilicon"	WN _x /SiO _{2/polysilicon}
Column 2, Line 15	"WN _x ,"	WN _x
Column 3, Line 16	"In yet another"	Yet another
Column 6, Line 55	"tantalum pentoxide"	the tantalum pentoxide
Column 8, Line 1	"process describe above"	processed described above
Column 10, Line 59	[Omitted references]	27. The method in claim 22 further comprising depositing a plug on which the first conductive layer is thereafter deposited, and wherein exposing the second conductive layer to a thermal process comprises flowing the second conductive layer.
		28. The method in claim 22, wherein exposing the conductive layer to a thermal process comprises exposing the conductive layer to an alloy process

MAILING ADDRESS OF SENDER:

DORSEY & WHITNEY LLP 1420 Fifth Avenue, Suite 3400 Seattle, Washington 98101

Patent No. 6,808,976 B1

No. add'l. copies @ .30 per page

FORM PTO-1050 (REV. 3-82)

16 168 P